

Von Neumann Machine and RISC


→ Reduced Instruction Set Computer (RISC): DLX style

- arithmetic unit: 32 32-bit registers ($r_0[0], \dots, r_31[31]$)
- control unit:
 - instruction register (ir) contains code, global variables, constants, heap, stack
 - program counter (pc)
 - $r_31[31]$ is link register (for return addresses)
- store (memory): n 32-bit words, byte-addressed ($mem[0], \dots, mem[n-1]$)

→ implement loader and interpreter:

1. load code and initialize pc
2. fetch instruction from $mem[pc/4]$ into ir
3. decode instruction into op, a, b, c parameters
4. execute instruction
5. goto 2.

Instruction formats:



Decoding Instructions

int op; ← using only 6 lsbs here

int a; ← 5 lsbs

int b; ← 5 lsbs

int c; ← 5-26 lsbs (plus sign)

int instruction; ← 32 bits

```
decode() {
```

```
// in linker and emulator!
```

```
// works for format F1 and F2 but not F3
```

```
// assuming:  $0 \leq \text{instruction} \leq 2^{32}-1$ 
```

```
op = (instruction >> 26) & 63; // 0x3F: 6 lsbs
```

```
a = (instruction >> 21) & 31; // 0x1F: 5 lsbs
```

```
b = (instruction >> 16) & 31; // 0x1F: 5 lsbs
```

```
c = instruction & 65535; // 0xFFFF: 16 lsbs
```

```
if (c >= 32768)
```

```
    c = c - 65536; // 0x10000:  $2^{16}$ 
```

```
}
```

logical shift (\ggg in Java,
 \gg in C or C++
unsigned int)

mask

c will be negative

sign-preserving extension to 32 bits (from 16 bits)

```
decodeF3() {
```

```
// in linker and emulator!
```

```
// works for format F3 only
```

```
// assuming:  $0 \leq \text{instruction} \leq 2^{32}-1$ 
```

```
op = (instruction >> 26) & 63; // 0x3F: 6 lsbs
```

```
c = instruction & 67108863; // 0x3FFFFFFF: 26 lsbs
```

```
}
```

mask 26 lsbs

Register Instructions

Format F1: immediate addressing

ADDI a, b, c: $\text{reg}[a] = \text{reg}[b] + c$; $\text{pc} = \text{pc} + 4$;

SUBI a, b, c: $\text{reg}[a] = \text{reg}[b] - c$; $\text{pc} = \text{pc} + 4$;

MULI a, b, c: $\text{reg}[a] = \text{reg}[b] * c$; $\text{pc} = \text{pc} + 4$;

DIVI a, b, c: $\text{reg}[a] = \text{reg}[b] / c$; $\text{pc} = \text{pc} + 4$;

MODI a, b, c: $\text{reg}[a] = \text{reg}[b] \% c$; $\text{pc} = \text{pc} + 4$;

CMPI a, b, c: $\text{reg}[a] = \text{reg}[b] - c$; $\text{pc} = \text{pc} + 4$;

a constant!

byte-addressed

sign-extended
to 32 bits!

\rightarrow $\text{reg}[a] == 0$ if $\text{reg}[b] == c$
 $\text{reg}[a] > 0$ if $\text{reg}[b] > c$
 $\text{reg}[a] > 0$ if $\text{reg}[b] > c$
 $\text{reg}[a] < 0$ if $\text{reg}[b] < c$
 $\text{reg}[a] < 0$ if $\text{reg}[b] < c$
 $\text{reg}[a] != 0$ if $\text{reg}[b] != c$

no overflow!

\rightarrow unlike SUBI
(and DIVI)

which may trap

wh: just
report
overflow

Format F2: register addressing

ADD a, b, c: $\text{reg}[a] = \text{reg}[b] + \text{reg}[c]$; $\text{pc} = \text{pc} + 4$;

SUB a, b, c: $\text{reg}[a] = \text{reg}[b] - \text{reg}[c]$; $\text{pc} = \text{pc} + 4$;

MUL a, b, c: $\text{reg}[a] = \text{reg}[b] * \text{reg}[c]$; $\text{pc} = \text{pc} + 4$;

DIV a, b, c: $\text{reg}[a] = \text{reg}[b] / \text{reg}[c]$; $\text{pc} = \text{pc} + 4$;

MOD a, b, c: $\text{reg}[a] = \text{reg}[b] \% \text{reg}[c]$; $\text{pc} = \text{pc} + 4$;

CMP a, b, c: $\text{reg}[a] = \text{reg}[b] - \text{reg}[c]$; $\text{pc} = \text{pc} + 4$;

other instructions (not needed here):

- CHK: check array bounds
- LSH, ASH: logical, arithmetic shift
- boolean operators

Memory Instructions

Format F1: load and store word byt-addressed

LDW a, b, c: $\text{reg}[a] = \text{mem}[(\text{reg}[b] + c)/4]; \text{pc} = \text{pc} + 4;$

STW a, b, c: $\text{mem}[(\text{reg}[b] + c)/4] = \text{reg}[a]; \text{pc} = \text{pc} + 4;$

register-relative addressing

Format F1: pop and push stack pointer

POP a, b, c: $\text{reg}[a] = \text{mem}[\text{reg}[b]/4]; \text{reg}[b] = \text{reg}[b] + c;$

$\text{pc} = \text{pc} + 4;$

PUSH a, b, c: $\text{reg}[b] = \text{reg}[b] - c; \text{mem}[\text{reg}[b]/4] = \text{reg}[a];$

$\text{pc} = \text{pc} + 4;$

stack grows from high to low addresses

size of popped chunk

Control Instructions

Format F1: conditional branching (pc-relative)

BEQ a, c: if (reg[a] == 0) pc = pc + c * 4; else pc = pc + 4;

BGE a, c: if (reg[a] >= 0) pc = pc + c * 4; else pc = pc + 4;

BGT a, c: if (reg[a] > 0) pc = pc + c * 4; else pc = pc + 4;

BLE a, c: if (reg[a] <= 0) pc = pc + c * 4; else pc = pc + 4;

BLT a, c: if (reg[a] < 0) pc = pc + c * 4; else pc = pc + 4;

BNE a, c: if (reg[a] != 0) pc = pc + c * 4; else pc = pc + 4;

↑ byte-addressed ↑

Format F1: unconditional branching (pc-relative)

BR c: pc = pc + c * 4; — link register (hardware convention)

BSR c: reg[31] = pc + 4; pc = pc + c * 4; — branch to subroutine

Format F2: return from subroutine

RET c: pc = reg[c];

Format F3: unconditional jump (absolute)

JSR c: reg[31] = pc + 4; pc = c;

— jump to subroutine

I/O Instructions

Format F2: file management

FLO a, b, c:

```
open file (pointer to file name string: reg[a];  
           pointer to mode string "r" or "w": reg[b]) {  
    ...fopen...  
    reg[c] = file descriptor;  
}
```

fits C API

FLC c:

```
close file (file descriptor: reg[c]) {  
    ...fclose...  
}
```

Format F2: reading and writing

RDC a, c:

```
read character from open file (file descriptor: reg[a]) {  
    ...fread...  
    reg[c] = read character;  
}
```

WRC a, c:

```
write character to open file (file descriptor: reg[a];  
                             character: reg[c]) {  
    ...fwrite...  
}
```

→ other instructions are possible

Requirement:

- your emulator must be "close" to real processor!

System Interface

- system procedures: open, close, read, write, printf, malloc

- there are two choices:




1. written by hand in M_{RISC} code

2. written by hand in language in which emulator is written



code is provided:

1. by compiler, or
2. as library, or
3. in emulator



(for both)

~> requires understanding how procedure stack is constructed for passing parameters

code is part of emulator

~> emulator becomes virtual machine